Via in pad is the design practice of placing a via in the copper landing pad of a component. Compared to standard PCB via routing, via in pad allows a design to use smaller component pitch sizes and further reduce the PCBs overall size. With component manufacturers pushing smaller parts every year and the demand from consumers for smaller devices, the usage of via in pad practices by hardware engineers has become more commonplace. In this article, we will discuss the differences between via in pad and traditional vias, when should you use via in pad, and how to design for it. <h3>Via in Pad? What makes them different from Traditional Vias</h3> <img src="https://images.wevolver.com/eyJidWNrZXQiOiJ3ZXZvbHZlci1wcm9qZWN0LWltYWdlcyIsImtleSI6ImZyb2FsYS8xNjc3MTY1NDI0NDQxLVZpYSBpbiBwYWQuanBnIiwiZWRpdHMiOnsicmVzaXplIjp7IndpZHRoIjo5NTAsImZpdCI6ImNvdmVyIn19fQ==" style="width: 556px;" class="fr-fic fr-dib"> With traditional vias, the signal is routed away from the pad and then to the via. This allows the application of solder mask to prevent solder paste from wicking into the via during the reflow process. In doing so, this prevents a situation that can cause the pad and component connection to fail due to insufficient solder. With via in pad, the drill hole for the via is inside the pad. This means you can not tent the via with solder mask. Leaving the via open to allow the paste to wick into the barrel will cause reliability problems during manufacturing. <img src="https://images.wevolver.com/eyJidWNrZXQiOiJ3ZXZvbHZlci1wcm9qZWN0LWltYWdlcyIsImtleSI6ImZyb2FsYS8xNjc3MTY1NDgyODQ5LVZpYSBpbiBwYWQgc29sZGVyIHBhc3RlIHdpY2suanBnIiwiZWRpdHMiOnsicmVzaXplIjp7IndpZHRoIjo5NTAsImZpdCI6ImNvdmVyIn19fQ==" style="width: 540px;" class="fr-fic fr-dib"> To reduce manufacturing defects and increase yield, it is best to implement via in pad by having your PCB manufacturer cap the via. This is accomplished by first filling the via with a conductive epoxy and then plating over with copper. Most contract PCB assembly manufacturers will not allow via in pad without first filling and then plating over the via. <img src="https://images.wevolver.com/eyJidWNrZXQiOiJ3ZXZvbHZlci1wcm9qZWN0LWltYWdlcyIsImtleSI6ImZyb2FsYS8xNjc3MTY1NTI5NDg3LUNhcHBlZCB2cyBUcmFkaXRpb25hbCBWaWEgLmpwZyIsImVkaXRzIjp7InJlc2l6ZSI6eyJ3aWR0aCI6OTUwLCJmaXQiOiJjb3ZlciJ9fX0=" style="width: 556px;" class="fr-fic fr-dib"> <h3>When should I use Via in Pad?</h3>Trying to route and escape component packages with sub 0.5mm pitch with traditional routing methods will cause Design Rule Check errors due to trace width, annular ring, and drill size limitations. Manufacturing limitations on trace size do not allow for smaller and more compact traces to be made with traditional PCB fabrication methods. For these small pitch components, the only effective way to route them is with capped via in pad as this allows the PCB routing to be as compact as possible. <img src="https://images.wevolver.com/eyJidWNrZXQiOiJ3ZXZvbHZlci1wcm9qZWN0LWltYWdlcyIsImtleSI6ImZyb2FsYS8xNjc3MTY1NTkwMTE4LVRyYWRpdGlvbmFsIFZpYSBSb3V0aW5nIEZhaWxzIERSQy5qcGciLCJlZGl0cyI6eyJyZXNpemUiOnsid2lkdGgiOjk1MCwiZml0IjoiY292ZXIifX19" style="width: 571px;" class="fr-fic fr-dib"> <img src="https://images.wevolver.com/eyJidWNrZXQiOiJ3ZXZvbHZlci1wcm9qZWN0LWltYWdlcyIsImtleSI6ImZyb2FsYS8xNjc3MTY1NjQzMTkyLUZhaWxzIERSQy5qcGciLCJlZGl0cyI6eyJyZXNpemUiOnsid2lkdGgiOjk1MCwiZml0IjoiY292ZXIifX19" style="width: 565px;" class="fr-fic fr-dib"> Capped via in pad can simplify routing for complex BGA and LGA packages as well. Instead of the traditional fan out, the signals can go straight into the PCB. Surface routing is minimized which can allow components like bypass capacitors to be placed as close as possible to other components, minimizing parasitic inductance. Also, this enables shorter paths to power and ground planes which will help minimize EMF emissions of high-frequency designs. <img src="https://images.wevolver.com/eyJidWNrZXQiOiJ3ZXZvbHZlci1wcm9qZWN0LWltYWdlcyIsImtleSI6ImZyb2FsYS8xNjc3MTcyOTUwNTA0LWxhc3QgMy5wbmciLCJlZGl0cyI6eyJyZXNpemUiOnsid2lkdGgiOjk1MCwiZml0IjoiY292ZXIifX19" style="width: 434px;" class="fr-fic fr-dib">Vias in thermal pads can also help with heat management. High-power surface mount parts typically have a thermal pad that mounts to the PCB. To dissipate the heat more efficiently, it is wise to drop vias through the PCB to the other side of the PCB to increase the copper area for heat release.Why not use via in pad for every via then? The advantage gained in reducing component fan out and routing complexity is offset by increased manufacturing complexity and material costs of the PCB fabrication process. If the hardware design can be accomplished with traditional style via routing then it is best to avoid via in pad.<h3 id="isPasted">Designing for Via in Pad</h3>Implementing via in pad is very similar to traditional vias. What differs is how it affects the design rule checks for the PCB and how the manufacturing files are created. You will need to make sure your via in pad meets the manufacturer&rsquo;s minimal annular ring requirement. The pad size of the component&rsquo;s footprint must be equal to or larger than the minimal annular ring size. This is usually not an issue as most pad sizes are larger than vias but as BGA packages get smaller this will become a design problem to overcome. If the landing pad&rsquo;s diameter for the BGA is smaller than the combined via and annular ring diameter, then using Solder Mask Defined pads will be your best bet. Consult the part manufacture for more information. <img src="https://images.wevolver.com/eyJidWNrZXQiOiJ3ZXZvbHZlci1wcm9qZWN0LWltYWdlcyIsImtleSI6ImZyb2FsYS8xNjc3MTcyODE1NDY5LWxhc3QgMi5wbmciLCJlZGl0cyI6eyJyZXNpemUiOnsid2lkdGgiOjk1MCwiZml0IjoiY292ZXIifX19" style="width: 514px;" class="fr-fic fr-dib"> To properly manufacture PCBs that have via in pads, an additional manufacturing file is necessary. Besides the standard excellon drill file that is required, a drill file that just contains the vias that are in component pads and need to be capped and filled is also needed. Using two separate files reduces confusion on which vias need to be capped and reduces manufacturing costs by making sure traditional vias do not get filled and capped. Consult your EDA tool to see if there is an option to do this. If not, modifying your drill file with a Gerber viewer might be needed to create this extra file.<h3>Exceptions to Always Capping Via in Pads</h3>With most design rules there are exceptions and the &ldquo;Always cap via in pads&rdquo; is no exception to that rule! Center pads on QFN packages and thermal center pads for surface mount power parts generally benefit from having open via in pads. Without vias in the center pad of a QFN you can sometimes get trapped gasses or a lifting motion during reflow. These can cause the component to tilt to one side and lose coplanarity to the PCB. The vias in the center pad allow gasses made from the flux in the solder paste to more easily escape and also allows any excess solder paste that is under the part to be drawn through. With thermal pads this extra solder paste that fills the vias has the benefit of improving the thermal conductivity of the via. <img src="https://images.wevolver.com/eyJidWNrZXQiOiJ3ZXZvbHZlci1wcm9qZWN0LWltYWdlcyIsImtleSI6ImZyb2FsYS8xNjc3MTcyNzAzMzAyLWxhc3QucG5nIiwiZWRpdHMiOnsicmVzaXplIjp7IndpZHRoIjo5NTAsImZpdCI6ImNvdmVyIn19fQ==" style="width: 589px;" class="fr-fic fr-dib"> <h3>Conclusion</h3>With electronic components ever shrinking smaller, hardware engineers will need to utilize and learn new tools and techniques to implement these components in a reliable and scalable way. Via in pad allows the smallest component fan out possible with current PCB construction techniques. When looking at using via in pad techniques, consider the extra manufacturing cost and time that places on your product&rsquo;s bill of materials. Make sure to work closely with your contract PCBA manufacturer as they will be able to give suggestions in regards to how via in pad can change the manufacturing process. Most manufacturers will agree that if your hardware design can be implemented without via in pad, then for cost and reliability reasons the design should avoid via in pad. Ready to get started? <a href="https://factory.macrofab.com/signup" rel="noopener noreferrer" target="_blank">ORDER ONLINE</a>

What makes via in pad different from traditional vias?  Find out in this short blog. 

Via in Pad PCB Design

University of Michigan-Fri Jun 30 2023 23:59:59 GMT+0200 (Central European Summer Time)

University of Michigan-Mon Jul 31 2023 23:59:59 GMT+0300 (Eastern European Summer Time)

University of Michigan-Thu Aug 31 2023 23:59:59 GMT+0300 (Eastern European Summer Time)

University of Michigan-Thu Aug 31 2023 23:59:59 GMT+0200 (Central European Summer Time)

University of Michigan-Sat Sep 30 2023 23:59:59 GMT+0300 (Eastern European Summer Time)

Unitree Robotics

Canonical

Rozum Robotics-Fri Jun 30 2023 23:59:59 GMT+0200 (Central European Summer Time)

Rozum Robotics-Mon Jul 31 2023 23:59:59 GMT+0300 (Eastern European Summer Time)

Rozum Robotics-Thu Aug 31 2023 23:59:59 GMT+0300 (Eastern European Summer Time)

Rozum Robotics-Thu Aug 31 2023 23:59:59 GMT+0200 (Central European Summer Time)

Rozum Robotics-Sat Sep 30 2023 23:59:59 GMT+0300 (Eastern European Summer Time)

READY Robotics

Shadow Robot

DEEP Robotics

READY Robotics-Fri Jun 30 2023 23:59:59 GMT+0200 (Central European Summer Time)

READY Robotics-Mon Jul 31 2023 23:59:59 GMT+0300 (Eastern European Summer Time)

READY Robotics-Thu Aug 31 2023 23:59:59 GMT+0300 (Eastern European Summer Time)

READY Robotics-Thu Aug 31 2023 23:59:59 GMT+0200 (Central European Summer Time)

READY Robotics-Sat Sep 30 2023 23:59:59 GMT+0300 (Eastern European Summer Time)

Soft Robotics Podcast-Fri Jun 30 2023 23:59:59 GMT+0200 (Central European Summer Time)

Soft Robotics Podcast-Mon Jul 31 2023 23:59:59 GMT+0300 (Eastern European Summer Time)

Soft Robotics Podcast-Thu Aug 31 2023 23:59:59 GMT+0300 (Eastern European Summer Time)

Soft Robotics Podcast-Thu Aug 31 2023 23:59:59 GMT+0200 (Central European Summer Time)

Soft Robotics Podcast-Sat Sep 30 2023 23:59:59 GMT+0300 (Eastern European Summer Time)

Sevensense Robotics

supernumerary robotics

supernumerary robotics

Profiles